We investigated the low-frequency noise properties in the inverted-staggered amorphous In-GaZn-O ͑a-IGZO͒ thin-film transistors ͑TFTs͒ with the silicon dioxide ͑SiO 2 ͒ gate dielectric. The dependence of noise level on gate area indicates that the 1 / f noise is the dominate source and the contribution from TFT parasitic resistances can be ignored in long channel devices. The gate voltage dependent noise data closely follow the mobility fluctuation ͑⌬͒ model, and the Hooge's parameter ͑␣ H ͒ was extracted to be ϳ1.52ϫ 10 −3 , which is much lower than the reported ␣ H for a-Si:H TFTs. Finally, in the comparative study, the noise level in an unannealed a-IGZO TFT was found to be higher than that in an annealed device. The present results suggest that the 1 / f noise in our a-IGZO TFT samples is sensitive to the active layer quality ͑i.e., concentration of conduction band-tail and/or deep gap states͒. In addition, the observed low noise in a-IGZO TFT can be associated with the s-orbital conduction in amorphous oxide semiconductor.
I. INTRODUCTION
Recently, amorphous oxide semiconductor such as amorphous In-Ga-Zn-O ͑a-IGZO͒ drew much attention worldwide and there has been a considerable progress in developing the a-IGZO thin-film transistor ͑TFT͒ technology during the past few years. The most attractive feature of a-IGZO is probably the high electron mobility in amorphous state, [1] [2] [3] which potentially allows a faster TFT ͑Refs. 4-6͒ and circuits. It is explained that a high field-effect mobility is made possible by electrons drifting through the metal-ns ͑rather than the sp 3 in amorphous silicon͒ orbitals in a-IGZO. 1 Today, many TFTs made from a-IGZO show a good large area uniformity, 7, 8 a high electron mobility, 9 visible light transparency, 1 and decent electrical stability. 10, 11 These merits make them the strong candidates for replacing the hydrogenated amorphous silicon ͑a-Si:H͒ TFTs in demanding high-resolution flat-panel display 7, 12 or digital imaging applications. [13] [14] [15] Because the TFTs will be used as the active switch for addressing the pixel electrode circuit, to ensure a good system performance ͑especially for the image acquisition device 14 ͒, their low frequency noise levels should be carefully examined and minimized. The properties of low frequency drain current noise in a-Si:H or polysilicon ͑poly-Si͒ TFTs were reported by many groups. [16] [17] [18] [19] [20] These results often reveal 1 / f noise ͑also known as flicker noise͒ as the dominant low frequency noise source. In many cases, the noise levels are sensitive to the active layer or/and the gate insulator quality. In general, the noise levels in a-Si:H and poly-Si TFTs are higher than the levels observed in crystalline silicon metal-oxide-semiconductor field-effect transistors ͑MOSFETs͒. 17 So far similar information for a-IGZO TFTs is still very limited. Lee et al. 21 reported the characteristics of low-frequency 1 / f noise in staggered a-IGZO TFTs with Al 2 O 3 as gate insulator. They pointed out that the noise level can be modeled by the mobility fluctuation model with the Hooge's parameter ͑␣ H ͒ of 1.41, which is higher than the typical value of ϳ10 −2 for a-Si:H TFT. 16 In a subsequent study, Cho et al. 22 compared the noise levels of staggered a-IGZO TFTs with Al 2 O 3 and Al 2 O 3 / a-SiN x gate insulators. The latter ͑Al 2 O 3 / a-SiN x ͒ showed improvement in noise level ͑␣ H ϳ 6 ϫ 10 −3 ͒, and the excess electron-phonon scattering that originates from the remote phonon modes in Al 2 O 3 was suggested to be the cause of a higher noise in a-IGZO TFT with the Al 2 O 3 gate insulator.
Despite these initial results obtained for a-IGZO TFT with a high-k dielectric ͑i.e. Al 2 O 3 ͒, there is a lack of information on noise in devices with the other important and/or more common gate insulator materials such as silicon dioxide ͑SiO 2 ͒. Moreover, to collect more pertinent noise results to the industrial technology development, a mainstream TFT structure, i.e. inverted-staggered structure 5, 9 should be adopted in such investigations.
In this work, we present the detail analysis of the noise properties for inverted-staggered a-IGZO TFT with SiO 2 gate dielectric. The dependence of noise level on device area and bias voltage will be discussed. Finally, we point out the importance of thermal annealing in improving the device I-V ͑current-voltage͒ and noise properties.
circuit voltage͒ fluctuations at its two terminals. Such noise was first measured by Johnson, [23] [24] [25] and soon after, its theoretical power spectrum density was derived by Nyquist 26 from an argument based on thermodynamics and the exchange of energy between resistive elements under thermal equilibrium. Therefore, thermal noise is also frequently referred to as Johnson noise or Nyquist noise. From microscopic point of view, thermal noise is fundamentally due to the random thermal motion of the electrons within resistive material ͑similar to Brownian movement͒. 27 The thermal noise of a resistor R can be modeled by a parallel current source, with a noise power spectral density of
where S I has the unit of amphere square per hertz, k is the Boltzmann constant, and T is the kelvin temperature. Since Eq. ͑1͒ is independent of frequency, thermal noise is categorized as white noise. 28 In c-Si MOSFET, the resistive transistor channel also exhibits thermal noise. By treating the channel as a resistor whose incremental resistance is a function of the position along channel length direction, van der Ziel 29 showed that the thermal noise in FET drain current is
where
In Eqs. ͑3͒ and ͑4͒, the is defined as
and g ds0 is the channel conductance when FET drain to source voltage ͑V DS ͒ϳ0 V ͑linear region͒; I D is the TFT drain current; V GS and V th are the gate-to-source voltage and threshold voltage, respectively; W and L are TFT channel width and length, respectively; C ox is the gate insulator capacitance per unit area and eff is the field-effect mobility. It can be easily shown that, when V DS Ӷ ͑V GS −V th ͒, ϳ 0 and ␥ = 1. On the other hand, in saturation region, V DS =V GS −V th , therefore, = 1 and ␥ =2/ 3. Not just in c-Si MOSFET, equation similar to Eq. ͑2͒ has also been applied to model the thermal noise in TFT ͑e.g., a-Si:H TFT͒.
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B. Flicker "1/f… noise
For surface conducting devices like c-Si MOSFETs or a-Si:H TFTs, flicker noise is generally the dominated low frequency noise source. This type of noise is mostly observed with a drain current noise power spectral density inversely proportional to frequency
where ⌫ is more or less constant ͑ϳ1͒ and usually lies between 0.8 and 1.4. 27 Hence, the flicker noise is also often referred to as "1 / f noise."
Although the physical origins of 1 / f noise in c-Si MOS-FET ͑or a-Si:H TFT͒ have been discussed for nearly half a century, they are still obscure and under active research ͑to name a few: Refs. 30-33͒. There are two different schools of thought: number fluctuation ͑⌬n͒ theory and mobility fluctuation ͑⌬͒ theory. The number fluctuation theory treats the 1 / f waveform as a superposition of a large number of relaxation processes ͑each with a Lorentzian power spectrum of 4 / ͑1+ 2 2 ͒͒ with a wide spread of time constants ͑͒. More importantly, the distribution function of ͓͔͑͒ should proportional to 1 / ͓͑͒ ϰ 1 / , i.e. the process with shorter is more likely to occur͔. 32 In year 1957, McWhorter 34 first proposed that the relaxation process could be originated from the electron random trapping/detrapping and the distribution of trapping times might arise from the tunneling of charge from the semiconductor surface to traps located in the oxide. He suspected that the oxide traps are homogeneous within a specific depth range, because the ͑͒ is proportional to 1 / under this assumption. Christensson et al. 35 later pointed out such trapping/detrapping can occur near the channel/gate insulator interface and successfully extend this concept to the c-Si MOSFET. The ⌬n model describes the transistor drain current noise ͑S ID ͒ by following equation:
The k ‫ء‬ is a coefficient related to the tunneling possibility between channel and gate insulator traps
where D t ͑E F ͒ is the active trap density in the vicinity of the Fermi level ͑E F ͒, and 1 and 2 are the lower and upper boundaries of time constants involved in the trapping/ detrapping process. The drain current noise is also often represented as normalized noise, S ID / ͑I D ͒ 2 . In standard c-Si MOSFET model, the linear region drain current can be written as
͑9͒
Combining Eqs. ͑7͒ and ͑9͒, we can have
where was defined in Eq. ͑5͒. From previous discussion, we have shown that when V DS Ӷ V GS −V th ͑linear region͒, ϳ 0; and in saturation region, V DS =V GS −V th , so = 1. The same results can also be derived from gate voltage noise ͑or input referred noise͒ by assuming the power spectrum density of the fluctuation in the number of occupied traps is 1 / f in nature. 36, 37 McWhorter's ⌬n theory implies that 1 / f noise is fundamentally a surface effect. In contrast to this concept, in 1969, Hooge claimed the 1 / f noise is not surface effect by formulating an empirical law, which appears to be representative to many observed 1 / f noises in homogeneous samples. 38 The empirical law stated that the normalized current noise is inversely proportional to the total number of charge carriers in sample
where C ϵ ␣ H / N; N is the total number of charge carriers involved in the conduction of the sample and ␣ H is an empirical dimensionless constant ͑also called Hooge's parameter͒. In the subsequent work, Hooge and Vandamme showed that the 1 / f noise should originate from noise in lattice scattering, which in turn causes random mobility fluctuation. 39 Many other studies have supported this idea. 40 The ␣ H was originally proposed as an "universal constant" for homogeneous materials with the value of 2 ϫ 10 −3 . But it was soon be found that ␣ H is technology/material dependent and in c-Si MOSFET, V GS dependent. 32, 33 Nonetheless, ␣ H can still be considered as a device/material quality indicator. In a high quality c-Si or c-SiGe MOSFETs, ␣ H can range from 10 −6 -10 −4 . In a-Si:H TFTs, the ␣ H is reported to be ϳ10 −2 .
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The ␣ H values in range of 5-20 have also been reported for organic TFTs. 41 Following Rhayem, 42 we derive the ⌬ model for c-Si MOSFET ͑or TFT͒ by starting with the total numbers of carriers in the FET channel
Merge Eqs. ͑13͒ and ͑12͒, we have
The S ID can also be rewritten as a function of I D . In linear region, under the assumption of V DS Ӷ V GS −V th , I D = ef f C ox ͑W / L͒͑V GS −V th ͒V DS and Eq. ͑14͒ becomes
It should be notice that Eq. ͑15͒ is consistent with the results from Klaassen 43 and Vandamme's works. 44 To derive the S ID in saturation region, we combine Eqs. ͑15͒ and ͑9͒ ͑Ref. 17͒
In saturation region, = 1 and therefore
where I D_sat ͓ ef f C ox W / 2L͑V GS −V th ͒ 2 ͔ is the drain current in saturation region. Alternatively, we can obtain the normalized drain current noise for saturation region:
By substituting ͑I D_sat ͒ −1/2 with the standard MOSFET equation, Eq. ͑18͒ becomes Table I summarizes the normalized 1 / f noise spectral densities predicted by both ⌬n and ⌬ models. It should be noticed that both models have similar mathematical forms and are both inversely proportional to the device area ͓͑WL͒ −1 ͔. Beside the dependence of 1 / f noise on C ox ͑or gate insulator thickness͒, dependence on effective gate voltage ͑V GS −V th ͒ can also be used to differentiate these two models.
Assuming that during current-voltage ͑I-V͒ measurement, a constant voltage maintains the pure dc level; the observed 1 / f noise in current can only arise from the fluctuation of sample resistance. Since the resistance depends on the density and mobility of the charge carriers, it is naturally to conclude that the 1 / f noise is due to charge number or mobility fluctuation. Perhaps the difficulty in achieving a conclusive physical origin for 1 / f noise is that numerous experimental evidences support ͑or against͒ either theory. Experimental results collected for homogeneous samples usually follow the ⌬ model. 38, 39 In MOSFET, n-MOS 1 / f noise obeys the ⌬n model while the ⌬ model explains p-MOS 1 / f noise better. 30 ,32,33 The 1 / f noises in a-Si:H TFT generally follow the ⌬ model 16 but a trend towards ⌬n It is possible that both mechanisms co-exist simultaneously in the device: In a long channel TFT, the excess bulk defects cause the ⌬ 1 / f noise to be the predominant one. On the other hand, in a short channel device, the impact of interface trapping/detrapping can become more significant.
III. EXPERIMENTAL
The TFTs used in this study have the common gate, inverted-staggered structures ͑inset of Fig. 3 is the crosssectional view͒. A detail discussion of the processing steps was provided elsewhere. 9 The device consists of a 20 nm thick a-IGZO channel layer and a 100 nm thick thermal SiO 2 gate insulator layer. The heavily doped ͑n ++ ͒ silicon ͑Si͒ substrate also serves as the gate electrode. After the a-IGZO active island was being patterned, the device is thermally annealed at 300°C for 20 min in air. Finally, the gold/ titanium ͑Au/Ti͒ stacked layer ͑40/5 nm thick͒ is deposited; and the S/D electrodes are patterned by the lift-off technique. Figure 1 illustrates the experimental setup that is used to measure the a-IGZO TFT drain current noise power spectrum under different bias conditions. The device-under-test ͑DUT͒ is voltage biased, and its current noise is analyzed. The core of this system is the filter/amplifier unit ͑also known as 9812B Noise Analyzer made by ProPlus Design Solution, Inc.͒. The unit contains a high quality RC low-pass filters ͑cut-off frequency of 0.1 Hz is used͒ for removing the source-measure unit ͑SMU͒ noise from semiconductor parametric analyzer ͑Agilent 4156C͒. Thus, the DUT bias voltages are very close to the pure dc signals and "noise free." The output load resistor ͑R D ͒ and input series resistor ͑R G ͒ are used for the purpose of impedance matching between the DUT and internal low noise amplifiers. The DUT can be either two or three terminals. For measuring resistor noise, the gate SMU is not used. For TFT noise measurement, the R G is short ͑0 ⍀͒ due to the high gate impedance. The computer program automatically selects optimal R D according the bias condition and the selection of low noise amplifier. 45 For reference, the typical R D value used in this study is 33 or 100 K⍀. The dc block capacitor ͑C dc_block ͒ serves as ac input coupling capacitance of low noise amplifiers. The amplifiers pick up and enhanced the ac noise signal form DUT. There are two amplifiers available in 9812B, voltage and current amplifiers. Each has a working frequency range of 1 MHz and they are battery operated. The voltage amplifier has a voltage gain of 20; and the current amplifier has a feedback resistor ͑R a ͒ of 40 K⍀. Both amplifiers are followed by a 2nd stage amplifier with a voltage gain of 25. Therefore, the 9812B system can provide an overall voltage gain of 500 or current-to-voltage gain of 1 mV/1 nA on noise signal.
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The selection between these two amplifiers usually depends on the device output impedance. For example, when TFT is bias in linear region, the output impedance is low and the voltage amplifier should be used. On the other hand, when the TFT is operated in saturation region with a high output impedance; the current amplifier should be chosen.
The noise measurement flow can be broken down into two stages. During the first stage, the computer controls the Agilent 4156C to establish bias on DUT ͑e.g. TFT or resistor͒. Multiple iterations are applied to make sure the DUT bias signals are stable and equal to the programmed value ͑Ͻ2% error͒. The settling time usually takes at least four low-pass RC time constants, which correspond to ϳ40 s. During the second stage, the low noise amplifier circuit is engaged. The amplified TFT drain current noise signals are than collected by Agilent 35670A fast Fourier transform ͑FFT͒ dynamic signal analyzer. To have the frequency domain noise spectrum, the 35670A applies FFT on the data collected in time domain. The entire frequency range is divided into several subbands by 35670A and the final noise spectrum is composed from data collected at each band. Progressive increases in average number are applied: data collected from low frequency band ͑0.4-25 Hz͒ is average from ten measurements, while high frequency band ͑200-12.8 KHz͒ is average from more than forty measurements.
Since the final noise output contains additional noise signals from load resistor ͑i.e. R D ͒ and amplifiers, the computer program performs a data correction routine on raw data to extract the accurate noise signal of interest. To verify the overall system performance, we measured the thermal noise spectrums from high quality metal film resistors ranging from 500-1 M⍀. 47 From this data, we estimated the noise detection limit for our system to be ϳ10 −25 A 2 / Hz, corresponding to R Ͻ 100 K⍀. In addition, the measurement data are very close to the theoretical values, supporting that the data correction routine is functioning properly in the present experimental set up.
IV. EXPERIMENTAL RESULTS AND DISCUSSION
A. Electrical properties of the a-IGZO TFT
The transistor electrical properties were measured by a PC controlled Agilent 4156C semiconductor parametric analyzer. Figure 2 illustrates the linear region ͑V DS = 0.1 V͒ transfer characteristics of the common gate, rf sputter a-IGZO TFT ͑W / L = 180 m / 30 m͒. We extracted V th and eff based on the standard MOSFET Eq. ͑9͒. The straight lines in Fig. 2 spectively. ͑The properties of the unannealed device will be discussed in Sec. IV E.͒ The subthreshold swing ͑S͒ was also extracted from subthreshold region data at the maximum slope point ͑Fig. 2͒, using equation
.
͑20͒
Table II summarizes all the TFT key parameters extracted from experimental data. The observed high eff and low S of the annealed device indicate the TFT active layer and a-IGZO/ SiO 2 interface qualities are well controlled during device fabrication; and it is suitable for the subsequent noise measurements and analysis. Figure 3 shows two examples of S ID spectrums collected for the annealed a-IGZO TFT. ͑In Sec. IV, unless otherwise specify, all noise spectrum data are collected from this type of TFT.͒ It is clear that when the device is operating under a higher I D ͑by increasing V GS ͒, its noise level also increases. The noise spectrums have a 1 / f ⌫ shape, which almost extends the entire measurement range ͑4-10 KHz͒. The ⌫ of the spectrums in Fig. 3 is 0.9, which is determined by the best linear fits ͑dashed lines͒ of Eq. ͑6͒ to experimental data between 6 ϳ 500 Hz. In fact, throughout this study, the ⌫ values we extracted are between 0.89 and 1.05 ͑with an average of 0.95, standard deviation of 0.052͒. This fits the general description of 1 / f noise as described in literature 27, 32 and suggests the 1 / f noise is the dominated noise source in our a-IGZO TFTs.
B. Example of the a-IGZO TFT drain current noise spectrum
Data ͑B͒ in Fig. 3 shows a small "flat" section in the high frequency range ͑Ͼ10 KHz͒. This part of spectrum is not very clear because it is approaching the detection limit of our setup. Nonetheless, the measured power spectrum density is close to the theoretical thermal noise floor predicted by Eq. ͑2͒. In most of the measurements, such as data ͑A͒, the flicker noise dominates the S ID spectrum. Since this is the noise source that usually effects the most on circuit performance, 15 we focus on the low frequency ͑f Ͻ 1 KHz͒ 1 / f noise in a-IGZO TFT for the rest of this study.
C. Noise as a function of channel area
To further verify the nature of low frequency noise in a-IGZO TFTs, the dependence of noise on TFT channel area is investigated. The low frequency noise spectrums were measured from a set of devices with channel area ranging from 150 to 15 000 m 2 ͑Table III͒. Since these devices have different L, W, and small variation in V th , the normalized measurement conditions listed in Table III were used to properly extract noise spectrums. For measuring TFTs with different W, we control the drain currents ͑I D ͒ so that the surface current density ͑ =I D / W͒ is kept as a constant of 0.167 A / m. For measuring TFTs with different L, we control the drain-to-source voltage ͑V DS ͒ so that the electric field along the channel ͑E=V DS / L͒ is kept as a constant of 0.02 V / m. These values are chosen to ensure that all devices are in linear region of operation during the noise measurement and the signal strengths are well above the detection limit. The concept of the normalization can be better understood by defining the a-IGZO channel sheet resistant ͑R S_IGZO ͒ as
Therefore, by maintaining the E and as constant, our normalized conditions give the same R S_IGZO of 1. ͑V DS Ӷ V GS −V th ͒ TFT drain current Eq. ͑9͒ into Eq. ͑21͒, R S_IGZO can also be expressed as
Combine Eqs. ͑13͒ and ͑22͒, we can then express the total number of electrons ͑N͒ in the TFT channel in terms of
suggests that the N is directly proportional to the TFT channel area in our experiments. Figure 4͑a͒ illustrates the examples of noise measurement results. To minimize the error during noise data extraction, we first perform the best fits of the normalized noise spectrums to Eq. ͑12͒ or in its logarithmic form As shown in Fig. 4͑b͒ , the S ID / ͑I D ͒ 2 is inversely proportional to the channel area ͑W ϫ L͒; the slope in a dual-log plot is very close to Ϫ1. This property further confirms that the observed low frequency noise in a-IGZO TFT is flicker noise in nature and the contribution from TFT parasitic resistances can be ignored. 33 However, since both ⌬n and ⌬ theories predict the same S ID / ͑I D ͒ 2 dependence on area ͑Table I͒, to discriminate between these two models, the 1 / f noise must be studied as a function of gate voltage. This is the topic of Sec. IV D.
If the ⌬ model ͑12͒ is valid for our a-IGZO TFTs, we may extract the ␣ H by following the methodology from Hooge. 38 In Fig. 5 , the noise prefactors ͑C͒ for TFTs with different areas are plotted as a function of N, which is calculated by Eq. ͑23͒, in a dual-log scale. ͓The eff of 12.8 cm 2 / V s ͑extracted from TFT no. 3͒ is used for N calculation.͔ Hooge's model states that the C should be inversely proportional to N ͑Ref. 38͒
As shown in Fig. 5 , our experimental data agree fairly well to the model and from the suggested best fit of experimental data to Eq. ͑25͒, the ␣ H is determined to be 1.35ϫ 10 −3 . ͓␣ H 
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is calculated from the Y-intercept of the dashed line, which is not shown in Fig. 5 .͔
D. Noise as a function of gate voltage
The dependence of TFT drain current noise on gate voltage was studied. The noise spectrums of a-IGZO TFT were measured in both linear ͑V DS =1 V͒ and saturation ͑V DS =12 V͒ regions. In order to extract the noise prefactors C and S ID / ͑I D ͒ 2 values, we followed the same methodology as described in Sec. IV C: the C values are first determined by the best linear fits of Eq. ͑24͒ from the normalized noise spectrums between 6-500 Hz. The S ID / ͑I D ͒ 2 values ͑e.g., at 30 Hz͒ can then be calculated. Figures 6 and 7 illustrate that the normalized drain current noise ͑S ID / I D 2 ͒ of our a-IGZO TFT has the power law dependence with V GS −V th . The power law coefficient is extracted to be between Ϫ1.1 and Ϫ1.2, which is closed to the prediction of mobility fluctuation ͑⌬͒ model ͑i.e. slope= −1, Table I͒ . A similar trend has also been observed for the a-Si:H TFT sample ͑Fig. 6͒, which was fabricated using an industrial standard process. 49, 50 We further extracted the ␣ H from the linear region noise data. By rearranging Eq. ͑14͒, the ␣ H can be calculated by
As shown in Fig. 8 , the ␣ H is independent of V GS −V th for a-IGZO TFT ͑and also for a-Si:H TFT͒. This property strongly suggests that the 1 / f noises in both a-IGZO and a-Si:H TFTs follow the ⌬ model. In addition, the ␣ H has an average value of 1.52ϫ 10 −3 for a-IGZO TFT, which is consistent with the value extracted from area dependent noise data ͑␣ H Х 1.35ϫ 10 −3 , Fig. 5͒ . As a comparison, the average ␣ H for our a-Si:H TFT sample ͑Х5.32ϫ 10 −3 ͒ is about four times higher than that of a-IGZO TFT. In order to verify our extraction results, Fig. 9 demonstrates the use of Hooge ⌬ model in simulating the a-IGZO TFT S ID . Just like what has been illustrated in Fig. 3 , we first perform the best linear fits of Eq. ͑6͒ ͓note: not Eq. ͑24͔͒ from the noise spectrums between 6-500 Hz. The experimental S ID values shown in Fig. 9 are then extracted from these fits at 30 Hz. Equations 
͑17͒.
The ␣ H is frequently used as a figure of merit for the comparison of different device technologies and it is usually lower for a higher electronic quality material. 32 its performance is more on a par with technologies like solidphase crystallization poly-Si TFT ͑Ref. 20͒ or CdSe TFT. 54 In amorphous semiconductor TFTs, the ␣ H is thought to be fully, or at least partially, linked to the bulk defects. 17 In a-IGZO, the conduction band minimum ͑CBM͒ is composed of metal s-orbitals ͑primarily the In 5s-orbitals͒. 1 Due to the symmetrical nature of the s-orbital, such CBM is less distorted than CBM composed of sp 3 orbital in amorphous phase. Therefore, our experimental data can be explained by a lower concentrations of conduction-band tail and/or deep gap states observed in a-IGZO in comparison to other semiconductor materials ͑e.g. a-Si:H͒. Present study is in full agreement with the electronic structure ͑density of states͒ derived from photofield-effect analysis, 55 numerical simulation, 56 and others. 57 Finally, the present results also suggest the SiO 2 to be a better gate dielectric choice for a-IGZO TFTs than a high-k dielectric ͑i.e. Al 2 O 3 or Al 2 O 3 / SiN x ͒ in terms of noise properties. Combining the fact that our TFT has a low subthreshold swing of 150 mV/ dec, we believe that the impacts of the a-IGZO/ SiO 2 interface defects or gate dielectric phonon modes on noise are small 22 and the noise data collected in this work should have a strong correlation with the a-IGZO bulk electronic properties.
E. The impact of thermal annealing on thin film transistor noise level
It is well known that the proper thermal annealing can significantly improve the a-IGZO TFT performance. 11 Hosono et al. 58 showed experimentally that the thermal annealing can reduce the a-IGZO optical absorption tail, improve Hall mobility, and TFT electrical properties. Based on these observations, they suggested a plausible structural relaxation, which could enhance the overlap among the In 5s-orbitals and lower the conduction band-tail states, induced by thermal annealing. Since the noise properties we have discussed so far are all based on TFTs that have been through the thermal annealing step, the above discussion raises a general interest in studying the noise level in the "unannealed" TFT as well.
We conduct a comparative study of 1 / f noise in a-IGZO TFTs with and without thermal annealing step. The linear region transfer properties and key parameters for these two types of TFTs are provided in Fig. 2 and Table II , respectively. Compared to the annealed TFT, the unannealed TFT has a lower eff ͑9.54 cm 2 / V s͒ and a higher V th ͑5.21 V͒. Although both TFTs have similar S values ͑ ϳ150 mV/ dec͒, the unannealed TFT drain current is less responsive to gate voltage near the on-set of on-region ͑i.e. Figure 2 , V GS =3ϳ 5 V͒. Likewise, in a recent report on 2D numerical simulation of the a-IGZO TFT electrical properties, 56 the transfer properties were also found to be less responsive to V GS when a higher conduction band-tail slope ͑E a ͒ value was used during simulation.
We collected the noise spectrum for these two types of TFTs for the same I D of 20 A and V DS of 1 V ͑linear region͒. As shown in Fig. 11 , the S ID / ͑I D ͒ 2 of unannealed TFT is higher than that of the annealed counterpart. It should be noticed that the high S ID / ͑I D ͒ 2 in the unannealed TFT is not due to its low mobility ͑or drain current͒, since both data are measured at the same I D . If the previous assumption that our noise results are being dominated by the bulk defects is true, then the elevated noise level observed for the unannealed a-IGZO TFT seems to be best explained by a higher concentration of conduction band-tail and/or deep gap states in the as-deposited a-IGZO film. Therefore, the thermal annealing is a critical step in making a high performance a-IGZO TFT with the reduced conduction band-tail slope and reduced defect density that affects the electron transport. This result is consistent with Hosono et al.'s studies. 59 Finally, we demonstrate that the a-IGZO TFT 1 / f noise is not only an electrical property that is important for circuit design, but may also be used as a sensitive diagnostic tool to qualify the electrical quality of semiconductor material to be used as channel layer in TFTs.
V. CONCLUSION
The low frequency 1 / f noise properties of a-IGZO TFT were studied. The TFT noise is found to be inversely proportional to the channel area and may limit the minimum TFT size to be used in detector circuit design. By studying the 1 / f noise as a function of gate voltage, we determined that the 1 / f noise in a-IGZO TFT follows the Hooge's mobility fluctuation model. The model is able to well predict the linear and saturation drain current noises. Compared to a-Si:H TFT, the a-IGZO TFT has a lower noise level in nature ͑lower Hooge's parameter͒ which is very attractive to low-noise applications such as large area medical imager or detector. The 1 / f noise is also sensitive to the a-IGZO channel/interface properties and may be used as a diagnostic tool for device quality control. It appears from this study that the silicon dioxide is suitable gate insulator for a-IGZO TFTs.
